Reprint
Journal Title :  Current Nanoscience

Volume:  11

Issue:  4

Article Title :  A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis

Page No :  515   To   526

Total Pages :   12

Reprint Order Form
Note: Separate with comma e.g. 1,2,5
[?]