Login Register Cart 0
Generic placeholder image

Micro and Nanosystems

Editor-in-Chief

ISSN (Print): 1876-4029
ISSN (Online): 1876-4037

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Novel Self-Pipelining Approach for Speed-Power Efficient Reliable Binary Multiplication

Author(s): Aloke Saha*, Rahul Pal and Jayanta Ghosh

Volume 12, Issue 3, 2020

Page: [149 - 158] Pages: 10

DOI: 10.2174/1876402911666190916155445

Abstract

Background: The present study explores a novel self-pipelining strategy that can enhance speed-power efficiency as well as the reliability of a binary multiplier as compared to state-of-art register and wavepipelining.

Method: Proper synchronization with efficient clocking between the subsequent self-pipelining stages has been assured to design a self-pipelined multiplier. Each self-pipelining stage consists of self-latching leaf cells that are designed, optimized and evaluated by TSMC 0.18μm CMOS technology with 1.8V supply rail and at 25°C temperature. The T-Spice transient response and simulated results for the designed circuits are presented. The proposed idea has been applied to design 4-b×4-b self-pipelined Wallace- tree multiplier. The multiplier was validated for all possible test patterns and the transient response was evaluated. The circuit performance in terms of propagation delay, average power and Power-Delay- Product (PDP) is recorded. Next, the decomposition logic is applied to design a higher-order multiplier (i.e., 8-bit×8-bit and 16-bit×16-bit) based on the proposed strategy using 4-bit×4-bit self-pipelined multiplier. The designed multiplier was also validated through extensive TSpice simulation for all the required test patterns using W-Edit and the evaluated performance is presented. All the designs, optimizations and evaluations performed are based on BSIM3 device parameter of TSMC 0.18μm CMOS technology with 1.8V supply rail at 25°C temperature using S-Edit of Tanner EDA.

Results: The reliability was investigated of the proposed 4-b×4-b multiplier in the temperature range - 40°C to 100°C for maximum PDP variation.

Conclusion: A benchmarking analysis in terms of speed-power performance with recent competitive design reveals preeminence of the proposed technique.

Keywords: Decomposition logic, Power-Delay-Product (PDP), reliability, self-latching, self-pipelining, parallel multiplier.

« Previous Next »
Graphical Abstract

[1]
Saha, A.; Kumar, S.; Das, D.; Chakraborty, M. LP-HS logic evaluation on TSMC 0.18 µm CMOS technology. Int. J. High Speed Electron. Syst. (IJHSES), 2017, 26(4), 1740024.
[2]
Jamshidi, V.; Fazeli, M. Design of ultra-low power current mode logic gates using magnetic cells. Int. J. Electron. Commerce, 2018, 83, 270-279.
[http://dx.doi.org/10.1016/j.aeue.2017.09.009]
[3]
Gupta, R.; Gupta, R.; Sharma, S. Design of high speed and low power 4-bit comparator using FGMOS. Int. J. Electron. Commerce, 2017, 76, 125-131.
[http://dx.doi.org/10.1016/j.aeue.2017.04.004]
[4]
Saha, A.; Pal, R.; Naik, A.G.; Pal, D. Novel CMOS multi-bit counter for speed-power optimization in multiplier design. Int. J. Electron. Comm. (IJEC), 2018, 95, 189-198.
[http://dx.doi.org/10.1016/j.aeue.2018.08.015]
[5]
Zhang, Z.; He, Y. A low error energy-efficient fixed-width booth multiplier with sign-digit-based conditional probability estimation. IEEE Trans. Circ. Syst. II: Exp. Briefs, 2018, 65(2), 236-240.
[http://dx.doi.org/10.1109/TCSII.2017.2709801]
[6]
Liu, W.; Cao, T.; Yin, P.; Zhu, Y.; Wang, C.; Swartzlander, E.E.; Lombardi, F. Design and analysis of approximate redundant binary multipliers. IEEE Trans. Comput., 2018, 68(6), 804-819.
[http://dx.doi.org/10.1109/TC.2018.2890222]
[7]
Ding, J.; Li, S. A modular multiplier implemented with truncated multiplication. IEEE Trans. Circ. Syst. II: Exp. Briefs, 2018, 65(11), 1713-1717.
[http://dx.doi.org/10.1109/TCSII.2017.2771239]
[8]
Venkatachalam, S.; Ko, S-B. Design of power and area efficient approximate multipliers. IEEE Trans. VLSI Systems, 2017, 25(5), 1782-1786.
[9]
Ha, M.; Lee, S. Multipliers with approximate 4-2 compressors and error recovery modules. IEEE Embed. Syst. Lett., 2018, 10(1), 6-9.
[http://dx.doi.org/10.1109/LES.2017.2746084]
[10]
Xue, H.; Patel, R.; Boppana, N.V.V.K.; Ren, S. Low-power-delay-product radix-4 8*8 booth multiplier in CMOS. IET Electron. Letter, 2018, 54(6), 344-346.
[http://dx.doi.org/10.1049/el.2017.3996]
[11]
Antelo, E.; Montuschi, P.; Nannaarelli, A. Improved 64-bit radix-16 booth multiplier based on partial product array height reduction. IEEE Trans. Circuits Syst. I Regul. Pap., 2017, 64(2), 409-418.
[http://dx.doi.org/10.1109/TCSI.2016.2561518]
[12]
Saha, A. Pal, D.; Chandra, M. Low power 6-GHz wave-pipelined 8b×8b multiplier. IET Circuits Dev. Syst., 2013, 7(3), 124-140.
[http://dx.doi.org/10.1049/iet-cds.2012.0221]
[13]
Saha, A. Pal, D.; Chandra, M. Benchmarking of DPL based 8b×8b novel wave-pipelined multiplier. Int. J. Electron. Lett. (IJEL),, 2017, 5(1), 115-128.
[14]
Gomes, S.V.; Sasipriya, P.; Bhaaskaran, V.S.K. A low power multiplier using a 24-transistor latch-adder. Indian J. Sci. Technol., 2015, 8(19), 1-5.
[http://dx.doi.org/10.17485/ijst/2015/v8i19/76866]
[15]
Lin, J-F. Low power latch-adder based multiplier design. J. Semicond. Technol. Sci., 2017, 17(6), 806-814.
[http://dx.doi.org/10.5573/JSTS.2017.17.6.806]
[16]
Ing-Chao, L.; Yu-Hung, C.; Yi-Ming, Y. aging-aware reliable multiplier design with adaptive hold logic. IEEE Trans. VLSI Systems, 2014, 23(3), 544-556.
[17]
Wey, I.C.; Peng, C.C.; Liao, F.Y. Reliable low-power multiplier design using fixed-width replica redundancy block. IEEE Trans. VLSI Systems, 2014, 23(1), 78-87.
[18]
Saha, A.; Pal, D. Novel high speed MCML 8-bit by 8-bit multiplier. IEEE International Conference on Devices & Communications (ICDeCom-11), BIT Mesra, India, , 2011; pp. 1-5.
[19]
Ramanathan, P.; Vanathi, P.T.; Agarwal, S. High speed multiplier design using decomposition logic. Serb. J. Elect. Eng., 2009, 6(1), 33-42.
[http://dx.doi.org/10.2298/SJEE0901033R]
[20]
Asif, S.; Kong, Y. Design of an algorithmic Wallace multiplier using high speed counters Tenth International Conference on Com158 Micro and Nanosystems, 2020, Vol. 12, No. 3 Saha et al. puter Engineering & Systems (ICCES), 2015.
[http://dx.doi.org/10.1109/ICCES.2015.7393033]
[21]
Kuo, T-Y.; Wang, J-S. A low-voltage latch-adder based tree multiplier. IEEE International Symposium on Circuits and Systems (ISCAS 2008), , pp. 804-807.Seattle, WA, USA2008
[22]
Wallace, C.S. A suggestion for a fast multiplier. IEEE Trans. Electron. Comput., 1964, EC-13(1), 14-17.
[http://dx.doi.org/10.1109/PGEC.1964.263830]
[23]
Dadda, L. Some schemes for parallel multipliers. Alta Freq., 1965, 34, 349-356.
[24]
Saha, A.; Pal, D. DPL-based novel binary-to-ternary converter on CMOS technology. AEU Int. J. Electron. Commun., 2018, 92, 69-73.
[http://dx.doi.org/10.1016/j.aeue.2018.05.020]
[25]
Burleson, W.P.; Ciesielski, M.; Klass, F.; Liu, W. Wave-pipelining: a tutorial and research survey. IEEE Trans. (VLSI). Systems, 1998, 6(3), 464-474.
[26]
Weste, N.H.E.; Harris, D.M. CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed; Pearson Education: London, UK, 2011, pp. 670-671.

Rights & Permissions Print Cite
Article Metrics
18
© 2024 Bentham Science Publishers | Privacy Policy