Login Register Cart 0
Generic placeholder image

International Journal of Sensors, Wireless Communications and Control

Editor-in-Chief

ISSN (Print): 2210-3279
ISSN (Online): 2210-3287

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

FPGA Implementation of Vedic Squarer for Communication Systems

Author(s): Angshuman Khan*, Sudip Halder, Souvik Saha and Rajeev Arya

Volume 10, Issue 6, 2020

Page: [857 - 865] Pages: 9

DOI: 10.2174/2210327909666190611143919

Price: $65

Abstract

Background: The squarer or squaring circuit is extensively used in communication systems as a mathematical function with applications of frequency doublers, Finite Impulse Response (FIR) filters, peak amplitude detectors, digital processors and analog multipliers, etc. and especially for square law detection circuits.

Objectives: Vedic multipliers are popular mainly for their simplicity in the literature of digital multipliers.

Methods: Recently, proposed 2-bit square calculator or self-multiplier already gained the attraction of the researchers.

Results & Conclusion: In this paper, two bits squarer or self-multiplier or square calculator has been successfully coded using VHDL, verified in Xilinx tool and finally implemented in popular FPGA Spartan kit.

Keywords: ASIC, communication system, FPGA, multiplier, squarer, VHDL.

« Previous Next »
Graphical Abstract

[1]
Aggarwal A, Pandey B, Dabbas S, Agarwal A, Saurabh S. Stub series terminal logic-based low-power thermal-aware vedic multiplier design on 40-nm FPGA. Syst Architect Adv Intell Syst Comput 2018; 732: 107-13.
[2]
Bajaj G, Grover K, Mehra A, Rajput SK. Design of 2-bit vedic multiplier using PTL and CMOS logic. Intell Comm Cont Dev 2018; pp. 1418-90.
[3]
Athira Menon MS, Renjith RJ. Implementation of 24 bit high speed floating point vedic multiplier Int Conf Netw Adv Computat Tech (NetACT) 2017; 453-7.
[4]
Basha DK, Prakash P, Chaitanya DM, Manjusha KA. RCA - CSA adder based vedic multiplier. Int J Appli Engr Res 2017; 12(18): 7603-13.
[5]
Jais A, Palsodkar P. Design and implementation of 64 bit multiplier using vedic algorithm. International Conference on Communication and Signal Processing (ICCSP) 2016 IEEE. 0775-9.
[6]
Ram GC, Lakshmanna YR, Rani DS, Sindhuri KB. Area efficient modified vedic multiplier. International Conference on Circuit, Power and Computing Technologies 2016. 1-5.
[7]
Gulati P, Yadav H, Taleja MK. Implementation of an efficient multiplier using the vedic multiplication algorithm. International Conference on Computing, Communication and Automation (ICCCA) 2016. 1440-3.
[8]
Sujatha S, Krishnammal VP. Performance analysis of anurupye vedic multiplier in fft processor Austral J Basic Appli Sci 2016; 10(1): 579-85.https://ssrn.com/abstract=2791485
[9]
Pohokar SP, Sisal RS, Gaikwad KM, Patil MM, Borse R. Design and implementation of 16 × 16 multiplier using Vedic mathematics. International Conference on Industrial Instrumentation and Control 2015. 1174-7.
[10]
Madhok S, Pandey B, Kaur A, Minver MH, Hussain DMA. HSTL IO standard based energy efficient multiplier design using Nikhilam navatashcaramam dashatah on 28nm FPGA. Int J Cont Automat 2015; 8(8): 35-44.
[http://dx.doi.org/10.14257/ijca.2015.8.8.05]
[11]
Patil S, Manjunatha DV, Kiran D. Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation. 2014 International Conference on Advances in Electronics Computers and Communication 2014; Bangalore 1-6.
[12]
Goswami K, Pandey B. LVCMOS based thermal aware energy efficient vedic multiplier design on FPGA. International Conference on Computational Intelligence and Communication Networks 2014. Bhopal. pp. 921-4.
[http://dx.doi.org/10.1109/CICN.2014.194]
[13]
Itawadiya AK, Mahle R, Patel V, Kumar D. Design a DSP operations using vedic mathematics. 2013 International Conference on Communication and Signal Processing 2013; Melmaruvathur: 897-902.
[http://dx.doi.org/10.1109/iccsp.2013.6577186]
[14]
Rakshith TR, Saligram R. Design of high speed low power multiplier using reversible logic: a vedic mathematical approach. International Conference on Circuits, Power and Computing Technologies (ICCPCT) 2013. 775-81.
[15]
Kunchigi V, Kulkarni L, Kulkarni S. High speed and area efficient Vedic multiplier. International Conference on Devices, Circuits and Systems 2012. 360-4.
[16]
Saokar SS, Banakar RM, Siddamal S. High speed signed multiplier for digital signal processing applications. IEEE International Conference on Signal Processing, Computing and Control 2012. pp. 1-6.
[http://dx.doi.org/10.1109/ISPCC.2012.6224373]
[17]
Khan A, Halder S, Pal S. Design of asic square calculator using ancient vedic mathematics. Intl J Engr Tech 2018; 7: 464-6.
[18]
Digilent, Nexys 2 reference manual 2018. Available from: https://reference.digilentinc.com/reference/programmable-logic/nex ys-2/reference-manual
[19]
Rao KD, Muralikrishna PV, Gangadhar C. . FPGA implementation of 32 bit complex floating point multiplier using Vedic real multipliers with minimum path delay. 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON) (UPCON) 2018 1-6.
[20]
Gadakh SN, Khade AS. FPGA implementation of high speed vedic multiplier. International Conference & Workshop on Electronics & Telecommunication Engineering 2016. Mumbai. pp. 184-7.
[http://dx.doi.org/10.1049/cp.2016.1144]
[21]
Pichhode K, Patil MD, Shah D, Rohit BC. FPGA implementation of efficient vedic multiplier. International Conference on Information Processing (ICIP) 2015. 565-70.
[22]
Pavan KU, Saiprasad GA, Radhika A. FPGA implementation of high speed 8-bit vedic multiplier using barrel shifter. International Conference on Energy Efficient Technologies for Sustainability 2013. 14-7.

Rights & Permissions Print Cite
Article Metrics
6
1
© 2024 Bentham Science Publishers | Privacy Policy