Generic placeholder image

Current Nanoscience

Editor-in-Chief

ISSN (Print): 1573-4137
ISSN (Online): 1875-6786

A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A - Part II: Dynamic Analysis

Author(s): Gennaro Gelao, Roberto Marani, Luciano Pizzulli and Anna Gina Perri

Volume 11 , Issue 6 , 2015

Page: [770 - 783] Pages: 14

DOI: 10.2174/1573413711666150624170310

Price: $65

Abstract

In this paper we improve the semi-empirical compact model for CNTFETs, already proposed by us, considering both the quantum capacitance effects and the sub-threshold currents in order to carry out dynamic analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model. Our model may be easily implemented both in SPICE and in Verilog-A, obtaining, in this last case, the development time in writing the model shorter, the simulation run time much shorter and the software much more concise and clear than Wong model.

Keywords: CAD, CNTFETs, dynamic analysis, modelling, quantum effects, SPICE, sub-threshold currents, verilog-A.

Graphical Abstract

Rights & Permissions Print Export Cite as
© 2022 Bentham Science Publishers | Privacy Policy