Square Root Generator for Galois Field in Multiple-Valued Logic

Author(s): Nabil Abu-Khader, Pepe Siy, Nesreen Al-Nashashibi

Journal Name: Recent Patents on Electrical Engineering
Continued as Recent Patents on Electrical & Electronic Engineering

Volume 4 , Issue 3 , 2011


Abstract:

In this paper, we present two pipelined square root circuits for Galois field in Multiple-Valued Logic (MVL). We use composite Galois fields in a MVL approach to generate the required square root value in the field. The fact that less literals are used in our approach speeds up the calculation operation. The MVL approach of calculating the square root in a composite Galois field is novel. In this review important patents are also discussed.

Keywords: Galois Field, MVL, Square Root, Error-correcting codes, Multiple-valued logic, Systolic Product-Sum Circuit, Cryptography system, Galois field divider

Rights & PermissionsPrintExport Cite as

Article Details

VOLUME: 4
ISSUE: 3
Year: 2011
Published on: 01 March, 2012
Page: [209 - 213]
Pages: 5
DOI: 10.2174/1874476111104030209
Price: $65

Article Metrics

PDF: 3