A Novel Design of High Performance Low Power Phase-Frequency Detector for CMOS PLL Frequency Synthesizer

Author(s): Monika Bhardwaj*, Sujata Pandey, Neeta Pandey

Journal Name: International Journal of Sensors, Wireless Communications and Control

Volume 10 , Issue 6 , 2020


Become EABM
Become Reviewer
Call for Editor

Graphical Abstract:


Abstract:

A high performance low power phase frequency detector is designed and simulated. The various different parameters of the circuit are obtained through various type of simulations. We worked mainly upon the power dissipation, power supply, input frequency range and its area. The proposed PFD will have the locking capability i.e. to lock at the edges either on the rising or falling edge w.r.t the reference and the feedback signal. The proposed design will have the very high performance and ultra-low phase noise. It has the added advantage of low cost and the compact size. The primary objective is to design a low power phase frequency detector for CMOS PLL Frequency Synthesizer using lows power technique. The pass transistor logic is used in the circuit to eliminate the reset path. By this change of the path the operating frequency and operating speed both are increased in the proposed design. The input Frequency can be taken up to 5 gigahertz. The power supply is taken to be 1 V. The proposed PFD design will have a less number of transistors and also a low consumption of power. The output pulses of the PFD at phase difference of 0, 0, п/2, п, 3п/2, 2п will have its average voltage as 0, VDD and VDD/2. The proposed phase detector will perfectly detect the phase difference between two signals so that the harmonics problem can be minimized. The proposed design is having its operating frequency as 5GHz over the conventional one which has its frequency as 800MHz. Power dissipation in the proposed design is reduced due to less number of transistors used as compared with the conventional one. The operating region has become much wider for proposed design as it is having operating frequency much higher than that of the conventional one the proposed PFD will increase the locking capability on the both rise and fall edge w.r.t. the reference and the feedback signal. The input Frequency can be taken up to 5 gigahertz. The power supply is taken to be 1 V. The proposed PFD circuit will have a less number of transistors and also a low consumption of power 7.14 mW.

Keywords: Phase frequency detector, power dissipation, low power, CP, VCO, PFD.

Rights & PermissionsPrintExport Cite as

Article Details

VOLUME: 10
ISSUE: 6
Year: 2020
Published on: 10 February, 2021
Page: [838 - 845]
Pages: 8
DOI: 10.2174/2210327909666191125102333
Price: $25

Article Metrics

PDF: 9