FPGA Implementation of Vedic Squarer for Communication Systems

Author(s): Angshuman Khan*, Sudip Halder, Souvik Saha, Rajeev Arya

Journal Name: International Journal of Sensors, Wireless Communications and Control

Volume 10 , Issue 6 , 2020


Become EABM
Become Reviewer
Call for Editor

Graphical Abstract:


Abstract:

Background: The squarer or squaring circuit is extensively used in communication systems as a mathematical function with applications of frequency doublers, Finite Impulse Response (FIR) filters, peak amplitude detectors, digital processors and analog multipliers, etc. and especially for square law detection circuits.

Objectives: Vedic multipliers are popular mainly for their simplicity in the literature of digital multipliers.

Methods: Recently, proposed 2-bit square calculator or self-multiplier already gained the attraction of the researchers.

Results & Conclusion: In this paper, two bits squarer or self-multiplier or square calculator has been successfully coded using VHDL, verified in Xilinx tool and finally implemented in popular FPGA Spartan kit.

Keywords: ASIC, communication system, FPGA, multiplier, squarer, VHDL.

Rights & PermissionsPrintExport Cite as

Article Details

VOLUME: 10
ISSUE: 6
Year: 2020
Published on: 10 February, 2021
Page: [857 - 865]
Pages: 9
DOI: 10.2174/2210327909666190611143919
Price: $25

Article Metrics

PDF: 7