A Congestion-based Routing Model and Its Optimization Method for VLSI Routing

Author(s): Xiuhua Chen, Jianli Chen*

Journal Name: Recent Advances in Electrical & Electronic Engineering
Formerly Recent Patents on Electrical & Electronic Engineering

Volume 11 , Issue 4 , 2018

Become EABM
Become Reviewer
Call for Editor

Graphical Abstract:


Introduction: In Very Large Scale Integration (VLSI), routing is the process of making connections among objects reasonable in the specific area and some cost metrics (i.e., routability) are optimized. It is a crucial step in VLSI physical design as the performance of a chip depends on the routing results heavily.

Methods: In this paper, by congestion-based routing modeling, a multilevel based routing optimization method is developed to solve the VLSI routing problem. In the routing optimization method, the global and the detailed routing phases run alternately. At each level of the multilevel framework, global and detailed routing paths for each local net are identified.

Moreover, some strategies are used to improve the routing results.

Results: After detailed routing, a resource estimation is designed to obtain more accurate routing resources for the next level, and an ultimate congestion strategy is used to improve the pass rate of the nets. Experimental results on standard tested benchmarks demonstrate that the proposed method is effective and efficient to improve the routability of a chip.

Keywords: Detailed routing, global routing, multilevel, routiability, routing model, Very Large Scale Integration (VLSI).

Rights & PermissionsPrintExport Cite as

Article Details

Year: 2018
Published on: 07 November, 2018
Page: [411 - 417]
Pages: 7
DOI: 10.2174/2352096511666180213100527
Price: $25

Article Metrics

PDF: 11
PRC: 1