A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A - Part II: Dynamic Analysis

Author(s): Gennaro Gelao, Roberto Marani, Luciano Pizzulli, Anna Gina Perri

Journal Name: Current Nanoscience

Volume 11 , Issue 6 , 2015

Become EABM
Become Reviewer
Call for Editor

Graphical Abstract:


In this paper we improve the semi-empirical compact model for CNTFETs, already proposed by us, considering both the quantum capacitance effects and the sub-threshold currents in order to carry out dynamic analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model. Our model may be easily implemented both in SPICE and in Verilog-A, obtaining, in this last case, the development time in writing the model shorter, the simulation run time much shorter and the software much more concise and clear than Wong model.

Keywords: CAD, CNTFETs, dynamic analysis, modelling, quantum effects, SPICE, sub-threshold currents, verilog-A.

Rights & PermissionsPrintExport Cite as

Article Details

Year: 2015
Published on: 09 August, 2015
Page: [770 - 783]
Pages: 14
DOI: 10.2174/1573413711666150624170310
Price: $65

Article Metrics

PDF: 16
PRC: 2