Abstract
Parasitic capacitance and resistance associated with source/drain silicide contacts are not scaled down, and they have a large influence on the device characteristics considering the scaling effect. The fringe capacitance and source/drain resistance are investigated in this chapter. Futher, the impact of B penetration through gate oxide on threshold voltage is analyzed. As the device is scaled down, the impurities in polycrystalline Si gate tend to penetrate the substrate through the thin gate oxide, and the influence of the penetrated impurity to the shift of threshold voltage becomes significant.
Keywords: Conformal mapping, Effective length, Electric capacitance, Fringe capacitance, Junction depth, Parasitic capacitance, Poisson integration, Resistance, Silicide, SOI, source/drain.
Related Journals
Recent Patents on Space Technology
Recent Progress in Space Technology (Discontinued)
Recent Patents on Engineering
Recent Patents on Mechanical Engineering
Current Alternative Energy
Recent Patents on Electrical Engineering
Recent Patents on Electrical & Electronic Engineering
Recent Advances in Electrical & Electronic Engineering
Related Books
6G Wireless Communications and Mobile Networking
Recent Advances in Renewable Energy
Recent Advances in Renewable Energy
Recent Advances in Renewable Energy
Recent Advances in Renewable Energy
Recent Advances in Renewable Energy
Solar Thermal Systems: Thermal Analysis and its Application
Recent Developments in Artificial Intelligence and Communication Technologies
40 YEARS OF SHS: A LUCKY STAR OF A SCIENTIFIC DISCOVERY A Presentation with Elements of a Scientific Lecture
A Review: Chill-Block Melt Spin Technique, Theories & Applications