Volume 13, Issue 1
Research Article
Performance Analysis of Gate Engineered High-K Gate Oxide Stack SOI Fin-FET for 5 nm Technology
Article ID: e211222212094
Author(s): Pidaparthy Vijaya and Rohit Lorenzo*
DOI: 10.2174/2210681213666221221141546
