Generic placeholder image

Recent Patents on Electrical Engineering

Editor-in-Chief

ISSN (Print): 1874-4761
ISSN (Online): 2213-1132

Effective Memory Architectures of Multi-Processor Systems-on-Chip

Author(s): Ni Zhou, Fei Qiao, Huazhong Yang and Hui Wang

Volume 3, Issue 3, 2010

Page: [218 - 231] Pages: 14

DOI: 10.2174/1874476111003030218

Price: $65

Abstract

MPSoC is becoming popular in all computing domains. However, the speed gap between processor and memory is increasing due to heavy access contention from multiple processors. Therefore, in MPSoC systems, one of the most critical components is memory systems, which dominate the speed, power, cost, and area. In order to narrow the gap and reduce the costs, two effective memory architectures are adopted in MPSoC-based platform architecture: cache-based and scratch-pad-memory-based architectures. Cache-based hierarchy, as a traditional technique, is widely employed in general-purpose systems. However, in embedded systems, to meet the rigorous power and cost constraints, scratch-padmemory- based architecture is preferred due to its flexibility and higher power efficiency. A short review is presented to introduce these two types of memory systems with some useful patents and researches in the field of MPSoC systems.

Keywords: Multi-Processor Systems-on-Chip (MPSoC), memory architecture, cache, scratch pad memory (SPM).


Rights & Permissions Print Export Cite as
© 2022 Bentham Science Publishers | Privacy Policy