Programming/Erasing Characteristics of Hysteresis-Based Nonvolatile Memory Devices of Single-Wall Carbon Nanotubes
Hysteresis effect in carbon nanotube field-effect transistors can be commonly employed to construct the nonvolatile memory devices of single-wall carbon nanotubes. In this paper, we investigate in detail the programming/erasing characteristics of such memory devices, which may present great importance for their availabilities. In order to write and erase the memory devices with reproducibility and stability, it is essential to set the writing and erasing time appropriately. The writing and erasing process of such memory devices is, in general, found to be much slower compared with traditional CMOS memory devices, typically operating on a time scale of the order of a second, which may pose a serious challenge to their practical exploitation. Furthermore, the stability of charge storage in such memories is slightly affected by temperature. A model based on electric polarization of surface-bound water molecules on SiO2 insulator has also been proposed to explain qualitatively the hysteresis and memory effect of these devices.
Keywords: Carbon nanotube, nonvolatile memory, hysteresis, transistor
Rights & PermissionsPrintExport