Network-on-Chip Especially for Video Coding Applications Using Multilayer Mesh Topology

Author(s): Kamel Messaoudi*, Salah Toumi, El-Bay Bourennane.

Journal Name: Recent Advances in Electrical & Electronic Engineering

Volume 12 , Issue 3 , 2019

Become EABM
Become Reviewer

Graphical Abstract:


Abstract:

Background: Network on chip is proposed as new reusable and scalable communication system for applications with important number of IPs. The NoC architecture characteristics are based on several factors: the implementation strategy of IPs, the power dissipation, the placement of IPs, data transfer time, the requirements of the given application, etc. The N×M Mesh topology combined with the XY routing algorithm are generally chosen in many studies. Hardware IPs proposed in the literature, for various applications as example video encoders, operates at different frequencies and generally implemented according to several strategies and different bus sizes. Connecting these IPs using the same communication system is very difficult.

Methods: In this paper, we present a new topology based on multi-layer mesh topology and adapted for video coding applications. The proposed topology exploits the video coding information regarding groups of cores that communicate through two cores only. The idea is to use a specific NoC for each group of cores and connect the NoCs with bridge in the positions of two communication cores. The choice of parameters in each NoC depends on the characteristic of IPs in the same group in order to maximize communication adaptivity and performance.

Results: Synthesis results show that the proposed multi-layer mesh topology NoC uses much less resources than the traditional NxM mesh topology NoC.

Conclusion: This reduction in term of resources is assured by the considerable reduction in the length and number of global interconnects, resulting in an increase in the performance and decrease in the power consumption and area of wire limited circuits.

Keywords: H.264/AVC codec, hardware IPs, mesh topology, MPSoC, network-on-chip, system-on-chip.

[1]
H. Mayache, E. Bourennane, A. Benhaoues, S. Toumi, and K. Messaouidi, In: A scalable Router and Effective XYZ Routing Algorithm, Proceedings of the 3rd International Conference on Information, Processing and Electrical Engineering (IEEE - ICIPEE' 14), Tébessa, Algeria, 2014.
[2]
T. CanhaoXu, P. Liljeberg and H. Tenhunen, “A study of through silicon via impact to 3D network-on- chip design”, In: Proceedings of the 2010 International Conference on Electronics and Information Engineering (IEEE Conference, ICEIE), Kyoto, Japan, 2010, pp. V1-333-337.
[3]
K. Motamedi, N. Loannides, M.H. Rümmeli, and I. Schagaev, "Reconfigurable network on chip architecture for aerospace applications", In: Proceedings of the 30th IFAC Workshop on Real-Time Programming and 4th International Workshop on Real-Time Software 2009, pp. 131-136.
[4]
L. Benini, and G. DeMicheli, "Networks on chips: A new SOC paradigm", IEEE Comput., vol. 35, no. 1, pp. 70-78, 2002.
[5]
K. Messaoudi, H. Mayache, A. Benhaoues, E.B. Bourennane, and S. Toumi, "Connection of H.264/AVC hardware IPs using a specific networks-on-chip", Microprocess. Microsyst., vol. 39, no. 6, pp. 609-620, 2015.
[6]
P.P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures", IEEE Trans. Comput., vol. 54, no. 1, pp. 1025-1040, 2005.
[7]
L. Benini, "Application specific NoC design", In: Proceedings of the conference on Design, automation and test in Europe Munich, Germany, 2006, pp. 491-495.
[8]
ITU-T and ISO/IEC JTC 1, ‘Advanced Video Coding for generic audio-visual services’, ITU T Rec. H.264 and ISO/IEC 14496-10 (AVC), May 2003 (and subsequent editions).
[9]
B. Talwar, and B. Amrutur, "Traffic engineered NoC for streaming applications", Microprocess. Microsyst., vol. 37, no. 1, pp. 333-344, 2013.
[10]
D. Milojevic, L. Montperrus, and D. Verkest, "Power dissipation of the network-on-chip in multi-processor system-on-chip dedicated for video coding applications", J. Sig. Process. Syst., vol. 57, no. 2, pp. 139-153, 2009.
[11]
J. Wu, B. Cheng, C. Yuen, Y. Shang, and J. Chen, "Distortion-aware concurrent multipath transfer for mobile video streaming in heterogeneous wireless networks", IEEE Trans. Mobile Comput., vol. 14, no. 4, pp. 688-701, 2015.
[12]
S. Saponara, L. Fanucci, and E. Petri, "Multi-processor NoC-based architecture for real-time image/video enhancement", J. Real-Time Image Process., vol. 8, no. 1, pp. 111-125, 2013.
[13]
G. Martin, "Overview of the MPSOC design challenge", In: Proceedings of the Design Automation Conference San Francisco, CA, USA, 2006, pp. 274-279.
[14]
M. Palesi, R. Holsmark, S. Kumar, and V. Catania, "Application specific routing algorithms for networks on chip", IEEE Trans. Parallel Distrib. Syst., vol. 20, no. 3, pp. 316-330, 2009.
[15]
S.D. Chawade, M.A. Gaikwad, and R.M. Patrikar, "Review of XY routing algorithm for network-on-chip architecture", Int. J. Comput. Appl., vol. 43, no. 21, pp. 20-23, 2012.
[16]
B.S. Feero, and P.P. Pande, "Networks-on-Chip in a three-dimensional environment: A performance evaluation", IEEE Trans. Comput., vol. 58, no. 1, pp. 32-45, 2009.
[17]
V.F. Pavlidis, and E.G. Friedman, "“3-D topologies for networks-on-Chip”, IEEE Trans. Very Large Scale Integrat., (VLSI)", Syst., vol. 15, no. 10, pp. 1081-1090, 2007.
[18]
G. Guindani, C. Reinbrecht, T. Raupp, N. Calazans, and F.G. Moraes, "NoC power estimation at the RTL abstraction level", In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI Montpellier, France, 2008, pp. 475-478.
[19]
F.F. Moraes, N. Calazans, A. Mello, L. Moller, and L. Ost, "Hermes: An infrastructure for low area overhead packet-switching networks on chip", Integr. VLSI J., vol. 38, no. 1, pp. 69-93, 2004.
[20]
K. Messaoudi, E.B. Bourennane, and S. Toumi, "Reconfigurable hardware intelligent memory controller for H.264/AVC encoders", Int. J. Comput. Sci. Inform. Secur. (IJCSIS),, vol. 8, no. 9, pp. 8-16, 2010.
[21]
K. Messaoudi, M. Touiza, E.B. Bourennane, and S. Toumi, "Hardware/software co-design with microblaze soft-core processor for the integer transform algorithm used in the H.264 encoder", Int. Rev. Comput. Softw., vol. 5, no. 3, pp. 348-354, 2010.
[22]
K. Messaoudi, E.B. Bourennane, S. Toumi, and M. Touiza, "“Data-parallelism based hardware architecture for the intra-coding module in the H.264 encoder”, Springer", Arab. J. Sci. Eng., vol. 39, no. 5, pp. 3781-3797, 2014.
[23]
J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F.T. Pereira, T. Stockhammer, and T. Wedi, Video coding with H.264/AVC: Tools, performance, and complexity.IEEE Cir. Syst. Mag, . pp. 7-28, 2003.
[24]
T. Chen, C. Lian, and L. Chen, "Hardware architecture design of an H.264/AVC video codec", In: Asia and South Pacific Conference on Design Automation Yokohama, Japan, 2006, pp. 750-757.
[25]
K. Babionitakis, G. Doumenis, G. Georgakarakos, G. Lentaris, K. Nakos, D. Reisis, I. Sifnaios, and N. Vlassopoulos, “A real-time H.264/AVC VLSI encoder architecture”, Springer.Real-Time Image Proc, . pp. 43–59, 2008.
[26]
P. List, A. Joch, J. Lainema, G. Bjøntegaard, and M. Karczewicz, "Adaptive Deblocking Filter", IEEE Transact. Cir. Syst. Video Technol., vol. 13, no. 7, pp. 614-619, 2003.
[27]
K. Messaoudi, E.B. Bourennane, S. Toumi, and G. Ochoa, In: “Performance comparison of two hardware implementations of the deblocking filter used in H.264 by changing the utilized data width”, In:, Proceeding of the 7th International Workshop on Systems, Signal Processing and their Applications (IEEE conference, WoSSPA2011) Tipaza, Algeria, pp. 55-58.
[28]
K. Messaoudi, E. Bourennane, S. Toumi, M. Touiza, and A. Yahi, "A highly parallel hardware implementation of the deblocking filter used in H.264/AVC CODECs", In: Proceeding of the International Conference on Software Engineering and New Technologies, ICSENT’12 Hammamet, Tunisie, 2012, pp. 26-38.
[29]
G. Schelle, and D. Grunwald, "Onchip interconnect exploration for multicore processors utilizing FPGAs", In: Proceeding of the 2nd Workshop on Architecture Research using FPGA Platforms 2006.
[31]
Z. Chen, W. Uao, U. Wang, and M. Zhang, "A performance optimized architecture of deblocking filter for H.264/AVC", J. China Univ. Post Telecommun., vol. 14, no. 1, pp. 83-88, 2007.
[32]
S. Saponara, B. Tony, E. Petri, L. Fanucci, R. Locatelli, and M. Coppola, "Design of an NoC interface macrocell with hardware support of advanced networking functionalities", IEEE Trans. Comput., vol. 63, no. 3, pp. 609-621, 2014.
[33]
S. Saponara, and L. Fanucci, "Configurable network-on-chip router macrocells", Microprocess. Microsyst., vol. 45, no. 1, pp. 141-150, 2016.
[34]
J. Wu B. Cheng, "M. Wang, and J. Chen, “Quality-aware energy optimization in wireless video communication with multipath TCP. IEEE/ACM", Trans. Netw., vol. 25, no. 5, pp. 2701-2718, 2017.
[35]
S. Tosun, "New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs", J. Systems Archit., vol. 57, no. 1, pp. 69-78, 2011.
[36]
S. Tosun, "Cluster-based application mapping method for Network-on-Chip", Adv. Eng. Softw., vol. 42, no. 4, pp. 868-874, 2011.


Rights & PermissionsPrintExport Cite as

Article Details

VOLUME: 12
ISSUE: 3
Year: 2019
Page: [247 - 256]
Pages: 10
DOI: 10.2174/2352096511666180525124330
Price: $58

Article Metrics

PDF: 11
HTML: 2